[]; (AST Browner - L17: (11) 16 and love | US 6845043 | Tag: 5 | Doc: 6/11 | "Tall" 1/26 (Total images 26) | Front Pag ■ 117: (11) 16 and fase. | US 6845043 | Top: 5 | Dop: 6/11 | "Feff" 1776 (Total energy 76) ! | Frunt Page 1177 (11) 16 and 5x x 1 Un 6845042 62 1 Tag 5 y dom 5/11 y x amount, low/f US-PAT-NO: 6845043 DOCUMENT-IDENTIFIER: US 6845043 B2 (12) United States Patent (10) Patent No.: US 6,845,043 B2 (45) Date of Patent: Jan. 18, 2005 TITLE: Method of verifying a semiconductor integrated circuit apparatus, which can sufficiently evaluate a reliability METIRIO OF VERIFYESS A SEMICIA DUCTOR INTEGRATED CIRCUIT APPARATUS, WHICH CAN SUFFICIENTLY EVALUATE A RELEABILITY OF A NON-DESTRUCTIVE FUSE MODULE AFTER IT IS ASSEMBLED. of a non-destructive fuse module after it is assembled FOREIGN PATENT DOCUMENTS 201-22900 6/201 242-02306 6/2012 OTHER PUBLICATIONS Shahari, et al., "Child's Process Bi-Hash (Invence Gate Electrody Flash) Technology for System-on-a Chip", Oct. 2000. ----- KWIC ----(73) Anigues: Elpido Monney, Inc., Tolero (JP) TITLE - TI (1): (*) Notice: Subject to any disclaimer, the serm of this patent is extracted or adjusted under 20 U.S.C. 154(b) by 217 days. Method of verifying a semiconductor integrated circuit apparatus, which can sufficiently evaluate a reliability of a non-destructive fuse module after it is assembled (22) Faul: Dec. 5, 2002 (57) AUSTRACT Prior Publication Data (25) Brief Summary Text - BSTX (3): The present invention relates to a method of verifying a semiconductor integrated circuit apparatus, which can sufficiently evaluate a reliability of Dec. 7, 7(0) (37) austriene . Dec 7, K01 (JF) G1IC 1476 (S1) Int. CL. G1IC 1476 (S2) U.S. CL. Mey/RS-22; 365/189 O5; 365/189 JC a non-destructive use module after it is assembled, and a semiconductor integrated circuit apparatus. Brief Summary Text - BSTX (6): References Cited A method of using a juse that can be programmed by carrying out a physical U.S. PATENT DOCUMENTS destruction through a laser and the like is typically done in setting a 22 Clahm, 14 Drawing Sh defective address in such a redundancy circuit. In a relieving method of cutting away the fuse through the above-mentioned laser, storing a defective address information, comparing with an input address and replacing with a spare memory line or a spare memory row, the tuse must be cut away before a memory chip is sealed in a package. For this reason, it is impossible to relieve a defect induced after the memory chip is sealed in the package. This results in a trouble that a sufficient improvement of a yield can not be attained. Brief Summary Text - BSTX (7):

OWING

O Details 27 Text 23 Image 23 HTML

227775551212121212121212123 540

So, a technique is proposed for installing a non-volatile memory such as

Brief Summary Text - BSTX (9):

O Details Ted M Image HIML

EEPROM (Electrical Erasable Programmable Read Only Memory) and EPROM (Electrical Programmable Read Only Memory) in a chip of DRAM (Dynamic Randon Access Memory) and storing a defective address information as a non-destructive

There is the technique for improving the yield by mounting the tost in order

-IDIX

reprogramming may also be performed.

Detail Description Paragraph - DETX (3):
[0021] FIG. 1 shows an EEPROM configuration according to the embodiment of the present invention. Memory cell array 1 is formed of electrically erasable and programmable non-volatile memory cells that are arranged in a matrix manner. Each the memory cell is a stacked-gate type MOS transistor having a floating gate and a control gate stacked thereon. In the memory cell array 1, redundant row cell array 2a and redundant column cell array 2b are disposed for appared defective cells. An initial set-up data region 3 in the cell array 1 is predefined as a region for programming initial set-up data that are used for determining memory operation conditions.

tail Description Paragraph - DETX (28): 0046] The Collective additions data Biodi circuit 13, voltage adjustment data Biodi circuit 15 and chip information data Biodi circuit 18 are composed as similar to the clock cycle adjustment data Biodi circuit 22. A select circuit 21 is prepared to transfer the sequentially read out data from the initial

set-up data region 3 of the memory cell array 1 to the respective data latch circuits 13, 15, 18 and 22 in the beginning of power-on.

Detail Description Paragraph - DETX (38):
[0056] When the indiatzing operation is ended, ready/busy(R/B)="H" (ready state) is output, thereby enabling ordinary data read, program and erase operations. In these ordinary operation modes, when an address is 11011 to 150 to 150

O Details 製 Ted 湿 Image 醤 HTML KNYC

Jul. 31, 2003

NON-VOLATILE SEMICONDUCTOR MEMORY

CROSS-REFLECINCE TO RELATED APPLICATION

[0001] This application is based upon and claims the bracks of priority from the prior lapaness Application No. 2001-3760\2, filed on Dec. 10, 2001, the universelect of which is incorporated herein by reference.

RACKGROUND OF THE INVENTION

[0002] 1. Field of the Investore

The prevent invention relates to a non-volution relation device.

(0004) 2. Description of Related Art

[0004] A Description of Related Art

(0005) A large scale entionedness memory device is breast to common exclusions sincepolic feederics with the common exclusions sincepolic feederics with men. It is the varies to an entersizedy crashle and programmable une-reducing varieties, and content process, a notification with the content of the content process, a notification with the content process of the content process. The content process of the content o

(1995). A defective address is funed in a water test, and programmed in the fixe circuit. After the these circuit pro-peranting, an input address in transport to the tree circuit and computed with the programmed defective addresses, the states matching is deducted, devote circuits are constitled by the the curve computer replace a defective with rance with a reductive cell energy.

a reduction cell stray.

[4007] Fase circuits are well for exchig me celly the above-dear hard delectrice inforcess, but also many limited of infalls (resp ofm (Le., infallstring das)) that are used for electrinising meany (vertable conditions. Such infall series dasses include, for except, intensing data for algorithm internal vollaps, in corresponding to a process vortation among a star on circles, in corresponding to a process vortation among a star on circles, in other intensing data for significant programming today, cutterly prantition such as sequence, and the like.

like. [0003] However, now the fase circuit in programmed, it is impossible to reprogram the five circuit, further, the safet cost for detecting the feature and interprogramming process for the fase circuit are performed as siderated processes face each other. These processes can set be performed as one creationing step. Considering the above described viscosing in this beat per processed to me such a system that non-volatile memory ceths as similar to that of an EEPROM are voted as a minital sted data seeding clicuit in place of the fine circuit. By two of seech the system, that programming may be partitioned once easily than the fine circuit, and data reprogramming may also be preference.

[0009] However, if a cell array for saving defectors addresses and the like in disposed at a different place from the memal cell array area, decode circuits and sense same circuits are necessary for the respective cell energy. Therefore, the circuit configuration becames as be complicated,

and the chip size becomes large. Additionally, in such a case that check and correct of the programmed data is required, against council thereof is not pasy.

operation control theoret's in an easy.

[10110] In order to solver worth the probability, the present interest about provided such a system that an inkillal act-up that region in defined in the narreal cell acrey (see, alganesee Pleane Application 2010-1755-000). The minimal ways give an amentality are done to the when the power targety as an includingly and out that when the power targety is a waitched on by a see of the same famoular solvent stepped in some factor of the same famoular solvent stepped in some factor and the same famoular solvent stepped in some factor of the same famoular solvent stepped in the control of the same stepped in the same famoular solvent stepped in the same famoular solvent stepped in the same stepped in

the compute of the initial set up that batch circuits. [6011] He use of such the system, the silvents inconfiguration becomes simpler, and the chip size becomes smaller. Checked carrier of the initial set-up date to the hot performed existly. In this system, the period from power-on time as the initial set-up can be becomes a waiting point which means that me and test means that me the similar set up can be becomes a waiting point which means that me and the similar set up can be a second that the program are inhibited. Then form, it much it care that the mercant of the initial set-up of the it together with the program of the initial set-up of the it together with the program of the initial set-up of the its set.

to dwitten the above-described waiting period of possible. [10317] Another review why the winting period becomes tags to which a facilitate in minist selespid and are read out by an internal clock a legal generation of in the memory described by a large state of the contracting the contracting period of contracting process untrimine, affected cycle of the internal chock has a large variation. If the chock cycle of the internal chock has a large variation. If the chock cycle of the internal chock has a large variation. If the chock cycle is difficult to a large-cycle idea, the nailing period has a performent of the initial newspectual in period cycle in the contract of the contraction of the initial newspectual in period cycle is not yet starble. This is he leads the working period to be found in period cycle is not yet starble. This is he leads the working period to be found in the contraction of the contraction

SUMMARY OF THE INVENTION

SUMMARY OF THE INVENTION

[0013] A sen-volaile semiconductor summery device in
provided to include a remotory cell array bridge electrically
consults and programatorie sem-velosite summery cells, a
part of the network will sare being deduced as initial set-up
data rayin for storing a phreshy of initial set-up data the
frice instructs operation or ordinate, data lated ordends for fortula for
bedding the initial set-up data nead on from the initial set-up
data ragios, a contradir for consulting, that program and
crass operation for the memory cell serve, and webcle an operation intiming of the versure of the controller
is configured to perform such an initial set-up cycle raying
an operation in timing of the versure face, wherein the controller
is configured to perform such an initial set-up creation that
respectfully reads out the plantilety of initial set-up data
served in the initial set-up data region and reasoften them is
the exaponiciry and has been one creating the preserven or
a constantal lapsat, the initial set-up chara second in the initial
set-up data reprint and the controller
within the plantilety of initial set-up chara second in the initial
set-up data reprint in the beginning, thereby deglating a clock
cycle of the clock spean company data so the call of the
controlling initial set-up data second in the initial
set-up data reprint in the beginning themely deglating a clock
cycle of the clock spean company data by use of the subjusted when
dignal.

RRIEF DESCRIPTION OF THE DRAWINGS

[0014] FIG. I shows an EEPROM configuration according to an embodiment of the present invention.

O Octate 7 Text 23 Image 23 HTML